

LZ2323H5

1/3 type Color CCD Area Sensor for PAL


DESCRIPTION

LZ2323H5 is a 1/3-type (6.0 mm) solid-state image sensor that consists of PN photo-diodes and CCDs (charge-coupled devices). Having approximately 320000 pixels (horizontal 542 × vertical 582), the sensor provides a high resolution stable color image.


FEATURES

- Number of pixels : 512 (H) × 582 (V)
Pixel pitch : 9.6 μm (H) × 6.3 μm (V)
Number of optically black pixels : Horizontal; front 2 and rear 28
- Complementary color filters of Mg, G, Cy and Ye
- Low fixed pattern noise and lag
- No sticking and no image distortion
- Blooming suppression structure
- Built-in output amplifier
- Variable electronic shutter (1/50 to 1/1 0000 s)
- Compatible with PAL standard
- Package : 16-pin SDIPICERDIP](WDIPO1 6-N-0500C)

PIN CONNECTIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	PIN NAME	NOTE
RD	Reset transistor drain	
OD	Output transistor drain	
Os	Video output	
ϕ_{RS}	Reset transistor gate clock	
$\phi_{V1}, \phi_{V2}, \phi_{V3}, \phi_{V4}$	Vertical shift register gate clock	
ϕ_{H1}, ϕ_{H2}	Horizontal shift register gate clock	
OFD	Overflow drain	
PW	P type well	
GND	Ground	
T _I	Test terminal	
NC1, NC2	No connection	1

NOTE :

1. Connect each pin to GND directly or through a capacitor larger than 0.047 μ F.

ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

PARAMETER	SYMBOL	RATING	UNIT
Output transistor drain voltage	V _{oo}	0 to +18	v
Reset transistor drain voltage	V _{RD}	0 to +18	v
Overflow drain voltage	V _{om}	0 to +55	v
Test terminal, T _I	V _{T1}	0 to +18	v
Reset gate clock voltage	V ϕ_{RS}	-0.3 to +18	v
Vertical shift register clock voltage	V ϕ_V	-9.0 to +18	v
Horizontal shift register clock voltage	V ϕ_H	-0.3 to +18	v
Voltage difference between PW and vertical clock	V _{PW} -V ϕ_V	-27 to +0	v
Storage temperature	T _{stg}	-40 to +80	°C
Operating ambient temperature	T _{opr}	-20 to +70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Operating ambient temperature		Topr		25.0		'c	
Output transistor drain voltage		V _{oo}	14.5	15.0	16.0	v	
Reset transistor drain voltage		V _{RD}		V _{OD}		v	
Overflow drain voltage	When DC is applied	V _{Om}	5.0	(adj.)	19.0	v	1
	When pulse is applied p-p level	V _{φOFD}	22.0			v	2
Ground		GND		0.0		v	
P-well voltage		V _{PW}	-9.0		V _{φVL}	V	
Test terminal, T ₁		V _{T1}		V _{OD}		v	
Vertical shift register clock	LOW level	V _{φV1L} , V _{φV2L} V _{φV3L} , V _{φV4L}	-8.5	-8.0	-7.5	v	
	INTERMEDIATE level	V _{φV1I} , V _{φV2I} V _{φV3I} , V _{φV4I}		0.0		v	
	HIGH level	V _{φV1H} , V _{φV3H}	16.0	16.5	17.0	v	
Horizontal shift register clock	LOW level	V _{φH1L} , V _{φH2L}	-0.05	0.0	0.05	v	
	HIGH level	V _{φH1H} , V _{φH2H}	4.7	5.0	6.0	v	
Reset gate clock	LOW level	V _{φRSL}	0.0		V _{RD} - 13.0	v	
	HIGH level	V _{φRSH}	V _{RD} - 8.5		9.5	v	
Vertical shift register clock frequency		f _{φV1} , f _{φV2} f _{φV3} , f _{φV4}		15.63		kHz	
Horizontal shift register clock frequency		f _{φH1} , f _{φH2}		9.66		MHz	
Reset gate clock frequency		f _{φRS}		9.66		MHz	

NOTES :

1. When DC voltage is applied, shutter speed is 1 /50 seconds.
2. When pulse is applied, shutter speed is less than 1 /50 seconds

ELECTRICAL CHARACTERISTICS (Drive method : Field Accumulation)

($T_a = 25^\circ\text{C}$, Operating conditions : typical values for the recommended operating conditions, Color temperature of light source : 3200 K / IR cut-off filter (CM-500, 1 mmt))

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Photo response non-uniformity	PRNU			15	%	2
Carrier saturation	Vsat	400			mV	3
Dark output voltage	Vdark		0.3	3.0	mV	1, 4
Dark signal non-uniformity	DSNU		0.6	2.0	mV	1, 5
Sensitivity	R	400	550		mV	6
Smear ratio	SMR		0.009	0.016	%	7
Image lag	AI			1.0	%	8
Blooming suppression ratio	ABL	100				9
Output transistor drain current	I _{od}		4.0	8.0	mA	
Output impedance	R _o		350		Ω	
Vector breakuo				7.0	%	10
Line crawling				3.0	%	11
Luminance flicker				2.0	%	12

. The standard output voltage is defined as 150 mV by the average output voltage under uniform illumination.

● The standard exposure level is defined when the average output voltage is 150 mV under uniform illumination.

. V_{OFD} should be adjusted to the minimum voltage with that ABL satisfy the specification,

NOTES :

1. $T_a : +60^\circ\text{C}$
2. The image area is divided into 10x 10 segments. I-he segment's voltage is the average output voltage of all the pixels within the segment. PRNU is defined by $(V_{\text{max}} - V_{\text{min}})/V_o$, where V_{max} and V_{min} are the maximum and the minimum values of each segment's voltage respectively, when the average output voltage V_o is 150 mV.
3. The output voltage measured at the carrier peak when the carrier signal reaches maximum.
4. The average output voltage under a non-exposure condition.
5. The image area is divided into 10x 10 segments. OSNU is defined by $(V_{\text{dmax}} - V_{\text{dmin}})$ under the non-exposure condition where V_{dmax} and V_{dmin} are the maximum and the minimum values of each segment's voltage, respectively, that is the average output voltage over all pixels in the segment.

6 The average output voltage when a 1000 lux light source attached with a 90% reflector is imaged by a lens of F4, f50 mm.

7 The sensor is adjusted to position a V/I O square at the center of image area where V is the vertical length of the image area. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum of the pixel voltage in the V/I O square.

6 The sensor is exposed at the exposure level corresponding to the standard condition preceding non-exposure condition. AI is defined by the ratio between the output voltage measured at the 1st field during the non-exposure period and the standard output voltage.


9 The sensor is adjusted to position a V/I O square at the center of image area. ABL is the ratio between the exposure at the standard condition and the exposure at a point where a blooming is observed.

10 Observed with a vector scope when the color bar chart is imaged under the standard exposure condition.

11 The difference between the average output voltage of the (Mg + Ye), (G+ Cy) line and the (Mg + Cy), (G+ Ye) line under the standard exposure condition.

12 The difference between the average output voltage of the odd field and the even field.

PIXEL STRUCTURE



COLOR FILTER ARRAY

(1,582)

G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg
Cy	Ye	Cy	Ye	Cy
G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy

(512,5S2)

Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G
Ye	Cy	Ye	Cy	Ye
Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye

1st, 3rd field

(1,1)

G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg
Cy	Ye	Cy	Ye	Cy
G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy

2nd, 4th field

(512,1)


Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G
Ye	Cy	Ye	Cy	Ye
Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye

M NG DIAGRAM EXAMPLE


VERTICAL TRANSFER TIMING

Shutter speed
1 / 2000s


(1st, 3rd FIELD)



(2nd, 4th FIELD)





HORIZONTAL TRANSFER TIMING



CCD AREA SENSORS
2

READOUT TIMING

(1st, 3rd FIELD)**(2nd, 4th FIELD)**

SYSTEM CONFIGURATION EXAMPLE

