

FUNCTION OF EACH BLOCK

(1) Register

The HD44780 has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes such as display clear and cursor shift, and address information for display data RAM (DD RAM) and character generator RAM (CG RAM). The IR can be written from the MPU but not read by the MPU.

The DR temporarily stores data to be written into the DD RAM or the CG RAM and data to be read out from DD RAM or CG RAM. Data written into the DR from the MRU is automatically written into the DD RAM or the CG RAM by internal operation. The DR is also used for data storage when reading data from the DD RAM or the CG RAM. When address information is written into the IR, data is read into the DR from the DD RAM or the CG RAM by internal operation. Data transfer to the MPU is then completed by the MPU reading DR. After the MPU reads the DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read from the MPU. Register selector (RS) signals make their selection from these two registers.

Table 2 Register Selection

RS	R/W	Operation
0	0	IR write as internal operation (Display clear, etc.)
0	1	Read busy flag (DB ₇) and address counter (DB ₀ ~ DB ₆)
1	0	DR write as internal operation (DR to DD or CG RAM)
1	1	DR read as internal operation (DD or CG RAM to DR)

(2) Busy flag (BF)

When the busy flag is "1", the HD44780 is in the internal operation mode, and the next instruction will not be accepted. As Table 2 shows, the busy flag is output to DB₇ when RS=0 and R/W=1. The next instruction must be written after ensuring that the busy flag is "0".

(3) Address counter (AC)


The address counter (AC) assigns addresses to DD and CG RAMs. When an instruction for address is written in IR, the address information is sent from IR to AC. Selection of either DD or CG RAM is also determined concurrently by the instruction.

After writing into (or reading from) DD or CG RAM display data, AC is automatically incremented by +1 (or decremented by -1). AC contents are output to DB0 ~DB6 when RS=0 and R/W=1, as shown in Table 2.


(4) Display data RAM (DD RAM)

The display data RAM (DD RAM) stores display data represented in 8-bit character codes. Its capacity is 80x8 bits, or 80 characters. The display data RAM (DD RAM) that is not used for display can be used as a general data RAM. Relations between DD RAM addresses and positions on the liquid crystal display are shown below.


The DD RAM address (ADD) is set in the Address Counter (AC) and is represented in hexadecimal.




(Example) DD RAM address "4E"



1-line Display (N=0)



(a) When the display characters are less than 80, the display begins at the head position. For example, 8 characters using 1 HD44780 are displayed as:



When the display shift operation is performed, the DD RAM address moves as:


(Left Shift Display)

01	02	03	04	05	06	07	08
----	----	----	----	----	----	----	----

(Right Shift Display)

4F	00	01	02	03	04	05	06
----	----	----	----	----	----	----	----

(b) 16-character display using an HD44780 and an HD44100H is as shown below:



When the display shift operation is performed, the DD RAM address moves as:

(Left Shift Display)


01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

(Right Shift Display)


4F	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

(c) The relation between display position and DD RAM address when the number of display digits is increased through the use of one HD44780 and two or more HD44100H's can be considered an extension of (b).

Since the increase can be 8 digits for each additional HD44100H, up to 80 digits can be displayed by externally connecting 9 HD44100H's.



2-line Display (N=1)



- (a) When the number of display characters is less than 40 × 2 lines, the 2 lines from the head are displayed. Note that the first line end address and the second line start address are not consecutive. For example, when an HD44780 is used, 8 characters × 2 lines are displayed as:

(digit)	1	2	3	4	5	6	7	8	← Display Positio
1-line	00	01	02	03	04	05	06	07	← DD RAM Address
2-line	40	41	42	43	44	45	46	47	

When display shift is performed, the DD RAM address moves as:

(Left Shift Display)	01	02	03	04	05	06	07	08
	41	42	43	44	45	46	47	48

(Right Shift Display)	27	00	01	02	03	04	05	06
	67	40	41	42	43	44	45	46

- (b) 16 characters × 2 lines are displayed when an HD44780 and an HD44100H are used.

(digit)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	← Display Position
1-line	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	← DD RAM Address
2-line	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	

┌─── HD44780 Display ───┐ ┌─── HD44100H Display ───┐


When display shift is performed, the DD RAM address moves as follows:

(Left Shift Display)	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50

(Right Shift Display)	27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
	67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E

(c) The relation between display position and DD RAM address when the number of display digits is increased by using one HD44780 and two or more HD44100H's, can be considered an extension of (b).

Since the increase can be 8 digits × 2 lines for each additional HD44100H, up to 40 digits 2 lines can be displayed by connecting 4 HD44780's externally.



(5) Character Generator ROM (CG ROM)

The character generator ROM generates 5 × 7 dot or 5 × 10 dot character patterns from 8-bit character codes. It can generate 160 types of 5 × 7 dot character patterns and 32 types of 5 × 10 dot character patterns. Table 3 and 4 show the relation between character codes and character patterns in the Hitachi standard HD44780A00 User defined character patterns are also available by mask-programming ROM. For details, see "The LCD-II (HD44780) Breadboard User's Manual".

(6) Character Generator RAM (CG RAM)

The character generator RAM is the RAM with which the user can rewrite character patterns by program. With 5 × 7 dots, 8 bytes of character patterns can be written and with 5 × 10 dots 4 types can be written. Write the character codes in the left columns of Tables 3 and 4 to display character patterns stored in CG RAM.

Table 5 shows the relation between CG RAM addresses and data and display patterns.

As Table 5 shows, an area that is not used for display can be used as a general data RAM.

Table 3 Correspondence between Character Codes and Character Pattern
(Hitachi Standard HD44780A00)

Higher Lower 4bit 4bit	0000	0010	0011	0100	0101	0110	0111	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)		WOP										
xxxx0001	(2)	!	1	0	a	9	.	7	7	4	a	9	
xxxx0010	(3)	"	2	B	R	b	r	"	イ	ツ	×	p	e
xxxx0011	(4)	#	3	C	S	c	s	#	ウ	テ	エ	e	∞
xxxx0100	(5)	\$	4	D	T	d	t	\$	工	ト	ト	μ	∞
xxxx0101	(6)	%	5	E	U	e	u	%	才	十	一	ε	∞
xxxx0110	(7)	&	6	F	V	f	v	&	加	二	三	p	2
xxxx0111	(8)	'	7	G	W	g	w	'	7	7	7	g	π
xxxx1000	(1)	(8	H	X	h	x	(7	本	リ	r	×
xxxx1001	(2))	9	I	Y	i	y)	7	ル	7	u	∞
xxxx1010	(3)	*	:	J	Z	j	z	*	工	コ	ル	j	7
xxxx1011	(4)	+	;	K	C	k	c	+	才	テ	ロ	r	7
xxxx1100	(5)	,	<	L	*	l	*	,	才	7	7	r	7
xxxx1101	(6)	-	=	M	I	m	i	-	才	ズ	7	t	÷
xxxx1110	(7)	_	>	N	^	n	^	_	才	テ	7	r	
xxxx1111	(8)	/	?	O	_	o	_	/	才	7	7	o	

*The user can specify any pattern for character-generator KOM.

Table 4 Relation between CG RAM Addresses and Character Codes (DD RAM) and Character Patterns (CG RAM Data)

(a) For 5 × 7 dot character patterns

Character Codes (DD RAM Data)		CG RAM Address		Character Patterns (CG RAM Data)	
7 6 5 4 3 2 1 0 Higher Order Bits	5 4 3 2 1 0 Lower Order Bits	5 4 3 2 1 0 Higher Order Bits	7 6 5 4 3 2 1 0 Higher Order Bits	7 6 5 4 3 2 1 0 Lower Order Bits	
0 0 0 0 * 0 0 0	0 0 0	0 0 0	* * *	1 1 1 1 0	Character Pattern Example (1) Cursor ← Position
		0 0 1		1 0 0 0 1	
		0 1 0		1 0 0 0 1	
		0 1 1		1 1 1 1 0	
		1 0 0		1 0 1 0 0	
		1 0 1		1 0 0 1 0	
		1 1 0		1 0 0 0 1	
		1 1 1	* * *	0 0 0 0 0	
0 0 0 0 * 0 0 1	0 0 1	1 0 0	* * *	1 0 0 0 1	Character Pattern Example (2)
		0 0 1		0 1 0 1 0	
		0 1 0		1 1 1 1 1	
		1 0 1		0 0 1 0 0	
		1 0 1		1 1 1 1 1	
		1 0 1		0 0 1 0 0	
		1 1 0		0 0 1 0 0	
		1 1 1	* * *	0 0 0 0 0	
0 0 0 0 * 1 1 1	1 1 1	0 0 0	* * *		*No effect
		0 0 1			
		1 0 0			
		1 0 1			
		1 1 0			
		1 1 1	* * *		

- (Note) 1: Character code bits 0 - 2 correspond to CG RAM address bits 3 ~ 5 (3 bits: 8 types).
- 2: CG RAM address bits 0 ~ 2 designate character pattern line position. The 8th line is the cursor position and display is performed in logical OR by the cursor.
- Maintain the 8th line data, corresponding to the cursor display position, in the "0" state for cursor display. When the 8th line data is "1", bit 1 lights up regardless of cursor existence.
- 3: Character pattern row positions correspond to CG RAM data bits 0 ~ 4, as shown in the figure (bit 4 being at the left end). Since CG RAM data bits 5 ~ 7 are not used for display, they can be used for the general data RAM.
- 4: As shown in Table 3 and 4, CG RAM character patterns are selected when character code bits 4 ~ 7 are all "0". However, since character code bit 3 is an ineffective bit, the "R" display in the character pattern example, is selected by character code "00" (hexadecimal) or "08" (hexadecimal).
- 5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.

(b) For $\times 10$ dot character patterns

Character Codes (DD RAM Data)		CG RAM Address				Character Patterns (CG RAM Data)										
1	6	5	4	8	2	1	0	7	6	5	4	8	2	1	0	
Higher Order Bits		Lower Order Bits		Higher Order Bits		Lower Order Bits		Higher Order Bits		Lower Order Bits		Higher Order Bits		Lower Order Bits		
								0	0	0	0	*	0	0	0	0
								0	0	0	0	1				
								0	0	0	1	0				
								0	0	0	1	1				
								0	0	1	0	1				
0	0	0	*	0	0	*		0	0	0	1	0	1			
								0	1	1	1	1				
								1	0	0	0	0				
								1	0	0	0	1				
								1	0	0	0	1				
								1	0	0	0	1				
								1	1	1	1	1	0			
								1	0	0	0	0	0			
								1	0	0	0	0	0			
								1	0	0	0	0	0			
								1	0	0	0	0	0			
								1	0	1	1	0				
								1	1	a	0					
								1	1	0	1					
								1	1	1	0					
								1	1	1	1					
								0	0	0	0					
								0	0	0	1					
0	0	0	*	1	1	*		1	1	1	0	0	1			
								1	0	1	0					
								1	0	1	1					
								1	1	0	0					
								1	1	0	1					
								1	1	1	0					
								1	1	1	1					

Character
Pattern
Example

Cursor
← Position

*No Effect

- (Note) 1: Character code bits 1, 2 correspond to CG RAM address bits 4, 5 (2 bits: 4 types).
- 2: CG RAM address bits 0 ~ 3 designate character pattern line position. The 11th line is the cursor position and display is performed in logical OR with cursor.
- Maintain the 11th line data corresponding to the cursor display position in the "0" state for cursor display. When the 11th line data is "1", bit 1 lights up regardless of cursor existence. Since the 12th ~ 16th lines are not used for display, they can be used for the general data RAM.
- 3: Character pattern row positions are the same as 5×7 dot character pattern positions.
- 4: CG RAM character patterns are selected when character code bits 4 ~ 7 are all "0". However, since character code bit 0 and 3 are ineffective bits, "p" display in the character pattern example is selected by character code "00", "01", "08" and "09" (hexadecimal).
- 5: "1" for CG RAM data corresponds to selection for display and "0" for non-selection.

(7) Timing Generation Circuit

The timing generation circuit generates timing signals to operate internal circuits such as DD RAM, CG ROM and CG RAM. RAM read timing needed for display and internal operation timing by MPU access are separately generated so they do not interfere with each other. Therefore, when writing data to the DD RAM, for example, there will be no undesirable influence, such as flickering, in areas other than the display area. This circuit also generates timing signals to operate the externally connected driver LSI HD44100H.

(8) Liquid Crystal Display Driver Circuit

The liquid crystal display driver circuit consists of 16 common signal drivers and 40 segment signal drivers. When character font and number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, the other common signal drivers continue to output non-selection waveforms.

The segment signal driver has essentially the same configuration as the driver LSI HD44100H. Character pattern data is sent serially through a 40-bit shift register and latched when all needed data has arrived. The latched data controls the driver for generating drive waveform outputs.

The serial data is sent to the HD44100H, externally connected in cascade, used for display digit number extension.

Send of serial data always starts at the display data character pattern corresponding to the last address of the display data RAM (DD RAM). Since serial data is latched when the display data character pattern, corresponding to the starting address, enters the internal shift register, the HD44780 drives the head display. The rest displays, corresponding to latter addresses, are added with each additional HD44100H.

(9) Cursor/Blink Control Circuit

This is the circuit that generates the cursor or blink. The cursor or the blink appear in the digit residing at the display data RAM (DD RAM) address set in the address counter (AC).

When the address counter is $(08)_{16}$, a cursor position is:

AC	0	0	0	1	0	0	0
----	---	---	---	---	---	---	---

In a 1-line display

(digit)	1	2	3	4	5	6	7	8	9	10	11
{	00	01	02	03	04	05	06	07	08	09	0A

Display
← Position
← DD RAM
Address
(Hexadecimal)

the cursor position

In a 2-line display

(digit)	1	2	3	4	5	6	7	8	9	10	11
{	00	01	02	03	04	05	06	07	08	09	0A
}	40	41	42	43	44	45	46	47	48	49	4A

Display
← Position
← DD RAM
Address
(Hexadecimal)

the cursor position

(Note) The cursor or blink appears when the address counter (AC) selects the character generator RAM (CG RAM). But the cursor and blink are meaningless.

The cursor or blink is displayed in the meaningless position when AC is the CG RAM address.